Introduction
Recently organic thin film transistors (TFTs) have attracted attention because they are key elements in realizing a new class of devices. Thanks to recent progress of organic transistor technology, large-scale integration such as processors [1] and shift registers [2, 3] has become possible. In order to realize reliable operation of such highly complex circuits, it is important to increase noise margins and to suppress inadvertent switching events in the unavoidable presence of electronic noise [4] . Large noise margins in turn require precise, deterministic, and spatial control of the threshold voltage of the transistors: To control the switching voltage of a pMOS inverter, it is highly desirable that the two TFTs on the same substrate have optimized different threshold voltages. Doping [5] , manipulation of the gate dielectrics thickness [6] , and surface modification of the gate dielectrics with selfassembled monolayers (SAMs) [7] [8] [9] are the demonstrated approaches for deterministic control of the threshold voltages. Especially SAMs are prominent because of its small layer thickness to realize low-driving voltage. However, these methods are either unstable, high-voltage driven, or inappropriate for spatial control. In principle, a printing process such as area-selective micro-contact printing satisfies the requirements of deterministic and spatial control of threshold voltage. However, to our knowledge this possibility has not been exploited so far.
In this study, we report the detailed analysis of the surfaces of the SAMs prepared by area-selective microcontact printing ("stamping") to realize robust integrated complex circuits with stamping. Electrical properties of stamped SAMs were proved to be almost equivalent to those of SAMs prepared by conventional dipping, though stamped SAMs had somewhat larger thickness and surface fluctuations.
Device Fabrication
The development of the device structure is shown in Figure 1 (a). The Al gate electrodes with a thickness of 30 nm were evaporated through a shadow mask onto a Si/SiO 2 substrate with 500-nm-thick oxidized surface. The surface of the electrode was oxidized by plasma (200 W, 30 sec) to form an AlO x layer. The SAMs were then transferred onto the Al/AlO x stack from a PDMS (Sylgard® 184 Silicone Elastomer Kit) [10, 11] . The stamp was first dipped into 2-propanol solution of 1 mmol/L either HC14-PA or FC18-PA solutions for 5 min and then placed onto the Si/Al/AlO x surface for 10 min to allow a molecular monolayer to self-assemble on the AlO x surface. For comparison, SAMs formed by dipping were also prepared by immersing the substrates in a 2-propanol solution of 1 mmol/L of HC14-PA or FC18-PA for 16 hours then rinsing with pure 2-propanol. Both the stamping and dipping substrates were baked on a hotplate at 100°C for 10 min. E x t e n d e d A b s t r a c t s o f t h e 2 0 1 1 I n t e r n a t i o n a l C o n f e r e n c e o n S o l i d S t a t e D e v i c e s a n d M a t e r i a l s , N a g o y a , 2 0 1 1 , p p 6 6 6 -6 6 7 
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fabricated transistor is shown in Fig. 1(b) .
Results
Figure 2(a) shows the leakage current density measured on Al/AlO x /SAM/Au capacitors based on SAMs of either HC14-PA or FC18-PA prepared by either stamping or dipping, plus a control device without SAM. It can be seen that all the capacitors with SAMs, either dipped or stamped, exhibited a current density smaller than that without SAM, confirming the important role of the SAM in suppressing gate leakage. Figure 2(b) shows the capacitance frequency response. It can be seen that the capacitances of all the device with SAMs were in the range expected from previous reports; close to 800 nF/cm 2 for HC14-PA [13] and (600±100) nF/cm 2 for FC18-PA [14] . In Figure 2 (b), stamped SAMs always showed smaller capacitance than dipped SAMs. Assuming the same relative permittivity of SAM 2.5 [15] , the thicknesses of HC14-SAM layers were 0.9 nm and 1.2 nm for stamped and dipped samples, while the thicknesses of FC18-SAM layers were 1.4 nm and 2.7 nm for dipped and stamped samples, indicating that the stamped layers are evaluated to be thicker than dipped layers. The extra thickness of the stamped layers is supposed to be due to excess molecules and fractured surfaces. Figure 2(c-g) shows the surfaces of DNTT layer on SAM layers. The grain size for each sample was, 37195 nm 2 and 33803 nm 2 on dipped and stamped HC14-PA, respectively, 83127 nm 2 and 31123 nm 2 on dipped and stamped FC18-PA, respectively, 24414 nm 2 on AlO x . DNTT grains on stamped layers ( Fig.  2(d) , (e)) had smaller grain size than dipped layers (Fig.  2(f), (g) ), supporting the assumption.
Transistor characteristic properties were measured in ambient air. The representative transfer curves for transistors without SAMs and those dipped or stamped with SAMs are shown in Fig. 3(a) . Histograms of the threshold voltages of 38 transistors are shown in Fig. 3(b) . The choice of SAM molecule has a pronounced effect on the threshold voltage of the TFTs, regardless of whether the SAMs were prepared by stamping or dipping. The difference in threshold voltage between TFTs with the HC14-PA and TFTs with FC18-PA was 0.83 V, which is about 42% of the supply voltage (2 V).
Conclusions
In this work, we demonstrated fabrication of organic transistors with spatially controlled threshold voltages by stamping SAMs. The insulating abilities of stamped SAMs were equivalent to conventional dipped SAMs and the systematic changes of the threshold voltages were clearly observed. The difference in threshold voltage between TFTs with HC14-PA and with FC18-PA was 0.83 V. 
